This Page Is Inserted by IFW Operations and is not a part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.


Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS


IMAGES ARE BEST AVAILABLE COPY.

As rescanning documents will not correct images, please do not report the images to the Image Problem Mailbox.

FIG. I



F1G. 4



413 PROCESSOR DATA BUS 4 JG MEMORY DATA BUS 419 SYSTEM DATA BUS 402 data path switch 5071 509 508 ∇ Δ ₹▽ ∇ Δ 906 505 504 SELECTOR SELECTOR SELECTOR F1G. 5 511 ENABLE 513 5,12 ATCH LATCH LATCH 502 15/15 514 501 516 DECODER






FIG. 7





FIG. 8



F16.9

• :

DT_CNT	420	000	100	010	011	100	101	011	
SEL_S	516	0	0	0	0	0	-	0	
SEL_M	515	0	0	0	0	0	0	-	
SEL_P	514	0	0	0	_	0	0	0	
DIR_P DIR_M DIR_S SEL_P SEL_M SEL_S	513	0	0	0	0	-	-	0	
DIR_M	512	0	0	1	0	0	0	-	
	:511	0	_	0	-	0	0	0	•
READ / WRITE			œ	*	æ	W	Я	M	
SLAVE	R IN FIG.5	IDLE	MAIN MEMORY 104	MAIN MEMORY 104	SYSTEM BUS DEVICE 105	SYSTEM BUS DEVICE 105	MAIN MEMORY 104	MAIN MEMORY 104	
MASTER	NUMBER IN		PROCESSOR 101	PROCESSOR MAIN JOI MEMORY 104	PROCESSOR SYSTEMBUS 101 DEVICE 105	PROCESSOR SYSTEMBUS 101	SYSTEM BUS MAIN DEVICE 105 MEMORY 104	SYSTEM BUS MAIN DEVICE 105 MEMORY 104	

F.G. 0

PROCESSOR MAIN MEMORY READ

	•							
WE AD-MPX S_GNT S_STB S_ACK S_ADD S_READ								
S_ADD								
S_ACK				•		÷		
S_STB						`		
S_GNT								
AD_MPX				0	0	0	0	
WE			. 1	-	,			
CAS					0	0		
RAS			0	0	0	0		
ACK							0	
DT_CNT	0	0	0	0	0	0	0	
	51	25	83	84	25	98	57	88

F G =

PROCESSOR MAIN MEMORY WRITE

				1			
	WE AD.MPX S.GNT S.STB S.ACK S.ADD S.READ						
	S-ADD						
	S_ACK						
	S_STB						
	S_GNT						
	AD.MPX				0 0	0	
	WE				0	0	0
	CAS					0	0
:	RAS			0	0	0	0
	ACK					0	
	DT_CNT	0	0	0	0	0	
		18	25	53	84	S 5	98

F16.12

PROCESSOR SYSTEM BUS DEVICE READ

	1			- 1
WE AD_MPX S_GNT S_STB S_ACK S_ADD S_READ	I	I	I	
S_ADD	0	0		
S_ACK				
S_STB		0		
S_GNT				-
AD_MPX				
WE				
CAS				
RAS				
ACK			0	
DT_CNT	0	0	0.	
	SI	52	53	84

F16.13

PROCESSOR SYSTEM BUS DEVICE WRITE

	DT_CNT ACK	ACK	RAS	CAS	WE	AD_MPX	S_GNT	S_STB	S_ACK	AD_MPX S_GNT S_STB S_ACK S_ADD	S_READ
SI	0		- :		_					0	_
\$2	0									0	
53	0							0		0	
54		0					-				


F1G. 14 DMA READ


	[I							1
S_READ									
AD-MPX S-GNT S-STB S-ACK S-ADD									
S_ACK								0	
S_STB									
S_GNT	0	0	0	0	0	0	0	0	
AD_MPX	·			0	0	0	0	0	
WE									
CAS					0	0	0	0	
RAS			0	0	0	0	0	0	
ACK									
DT_CNT	0	0	0	0	0	0	0	0	
	SI	52	53	S4	S5	98	57	58	89


FIG. 15 DMA WRITE

1						
AD_MPX S_GNT S_STB S_ACK S_ADD S_READ						
S_ADD						
S_ACK					0	
S_STB						
S_GNT	0	0	0	0	0	
AD_MPX				0	0	
WE				0	0	0
CAS					0	0
RAS			0	0	0	0
ACK						
DT_CNT	0	0	0	0	0	
	SI	25	53	84	55	98


FIG. 16







F1G. 18



. !